## DAB One-Chip Front End

## Description

The U2731B is a monolithically integrated DAB one-chip front end circuit manufactured using TEMIC Semiconductors' advanced UHF5S technology. Its functionality covers a gain-controlled RF amplifier with two selectable RF inputs, a gain-controlled RF mixer, a VCO which provides the LO signal for the RF mixers, either directly or after passing a frequency divider, a SAW filter driver, an AGC block for the RF section, a gain-controlled IF amplifier, an IF mixer which can also be bypassed, an AGC block for the IF section and a fraction-al-N frequency synthesizer. The frequency synthesizer controls the VCO to synthesize frequencies in the range of 70 MHz to 500 MHz in a $16-\mathrm{kHz}$ raster; within certain limits the reference divide factor is fully programmable. The lock status of the phase detector is indicated at a

## Features

- 8.5 V supply voltage
- Voltage regulator for stable operating conditions
- Microprocessor controlled via an $\mathrm{I}^{2} \mathrm{C}$ bus
- 4 addresses selectable
- Gain-controlled RF amplifier with two inputs, selectable by $\mathrm{I}^{2} \mathrm{C}$-bus control
- Balanced RF amplifier inputs
- Gain-controlled RF mixer
- Four-pin voltage-controlled oscillator
- SAW filter driver with differential low-impedance output
- AGC voltage generation for RF section, available at charge-pump output (can also be used to control a PIN diode attenuator)
- Gain-controlled IF amplifier
- Balanced IF amplifier inputs
- Selectable gain-controlled IF mixer
- Single-ended IF output
special output pin; three switching outputs can be addressed. A reference signal which is generated by an on-chip reference oscillator is available at an output pin. This reference signal is also used to generate the LO signal for the IF mixer, either by doubling the frequency or by using the reference frequency itself. Three D/A converters at a resolution of 8 bits provide a digitally controllable output voltage. The thresholds inside the AGC blocks can be digitally controlled by means of on-chip 4-bit D/A converters. All functions of this IC are controlled by the $\mathrm{I}^{2} \mathrm{C}$ bus.

Electrostatic sensitive device.
Observe precautions for handling.


- AGC voltage generation for IF section, available at charge-pump output
- Separate differential input for the IF AGC block
- All AGC time constants adjustable
- AGC thresholds programmable via the $\mathrm{I}^{2} \mathrm{C}$ bus
- Three AGC charge pump currents selectable (zero, low, high)
- Reference oscillator
- Programmable 9-bit reference divider
- Programmable 15 -bit counter $1: 2048$ to $1: 32767$ effectively
- Tristate phase detector with programmable charge pump
- Superior phase-noise performance
- Deactivation of tuning output programmable
- 3 switching outputs (open collector)
- $3 \mathrm{D} / \mathrm{A}$ converters (resolution: 8 bits)
- Lock status indication (open collector)


## Ordering Information

| Extended Type Number | Package | Remarks |
| :---: | :---: | :--- |
| U2731B-MFN | SSO44 | Tube |
| U2731B-MFNG1 | SSO44 | Taped and reeled |

Block Diagram


Figure 1. Block diagram

## Pin Description



Figure 2. Pinning

| Pin | Symbol | Function |
| :---: | :---: | :---: |
| 1 | SCL | Clock ( $\mathrm{I}^{2} \mathrm{C}$ bus) |
| 2 | SDA | Data ( $\mathrm{I}^{2} \mathrm{C}$ bus) |
| 3 | SWA | Switching output (open collector) |
| 4 | SWB | Switching output (open collector) |
| 5 | FREF | Reference frequency output (for U2730B-B) |
| 6 | SWC | Switching output (open collector) |
| 7 | CAO | Output of D/A converter A |
| 8 | CBO | Output of D/A converter B |
| 9 | CCO | Output of D/A converter C |
| 10 | GND | Ground |
| 11 | GND | Ground |
| 12 | RFA1 | Input 1 of RF amplifier A (differential) |
| 13 | RFA2 | Input 2 of RF amplifier A (differential) |
| 14 | RFB1 | Input 1 of RF amplifier B (differential) |
| 15 | RFB2 | Input 2 of RF amplifier B (differential) |
| 16 | CPRF | Charge-pump output (RF AGC block) |
| 17 | GND | Ground |
| 18 | SAW1 | SAW driver output 1 (differential) |
| 19 | SAW2 | SAW driver output 2 (differential) |
| 20 | VS | Supply voltage |
| 21 | SLI | AGC mode selection (charge-pump current high) |
| 22 | WAGC | AGC mode selection (charge-pump current off) |
| 23 | IFIN2 | Input 2 of IF amplifier (differential) |
| 24 | IFIN1 | Input 1 of IF amplifier (differential) |
| 25 | VS | Supply voltage |
| 26 | IFAGCIN2 | Input 2 of IF AGC block (differential) |
| 27 | IFAG- <br> CIN1 | Input 1 of IF AGC block (differential) |
| 28 | CPIF | Charge-pump output (IF AGC block) |
| 29 | IFOUT | IF output (single ended) |
| 30 | GND | Ground |
| 31 | GND | Ground |
| 32 | C1VC | Collector 1 of VCO |
| 33 | B2VCO | Base 2 of VCO |
| 34 | B1VCO | Base 1 of VCO |
| 35 | C2VC | Collector 2 of VCO |
| 36 | GND | Ground |
| 37 | GND | Ground |
| 38 | VS | Supply voltage |
| 39 | PD | Tristate charge pump output |
| 40 | VD | Active-filter output |
| 41 | PLCK | Lock-indicating output (open collector) |
| 42 | OSCI | Input of reference oscillator/buffer |
| 43 | OSCO | Output of reference oscillator/buffer |
| 44 | ADR | Address selection ( $\mathrm{I}^{2} \mathrm{C}$ bus) |

## Functional Description

The U2731B-A represents a monolithically integrated front end IC designed for applications in DAB receivers. It covers RF and IF signal processing, the PLL section and also supporting functions such as D/A converters or switching outputs.

Two RF input ports offer the possibility of handling various input signals such as a down-converted L-band signal or band II and band III RF signals. The high dynamic range of the RF inputs and the use of a gain-controlled amplifier and a gain-controlled mixer in the RF section offer the possibility of even strong RF input signals. The LO signal of the first mixer stage is derived from an on-chip VCO. The VCO frequency is either divided by two or directly fed to the mixer. In this way band II and band III can be covered easily.

In the IF section, it can be selected if the first IF signal is down-converted to a second, lower IF or if it is simply amplified to appear at the IF output. If the downconversion option is chosen, it can be selected if the LO signal of the IF mixer is directly derived from the reference signal of the PLL, or if it is generated by doubling its frequency. The amplifiers in the IF section are gain-controlled in similar fashion to the RF section.

The RF and the IF part also contain AGC functional blocks which generate the AGC control voltages. The AGC thresholds can be defined by means of three on-chip 4-bit D/A converters.

The frequency of the VCO is locked to a reference frequency by an on-chip fractional-N PLL circuit which guarantees a superior phase-noise performance. The reference frequency is generated by an on-chip crystal oscillator which can also be overdriven by an external signal. Starting from a minimum value, the reference scaling factor is freely programmable.
Three switching outputs can be used for various switching tasks on the front end board. Three 8-bit D/A converters providing an output voltage between 0 and 8.5 V are used to improve the tuning voltages of the tuned preselectors which are derived from the tuning voltage of the VCO.

All functions of this circuit are controlled by an $\mathrm{I}^{2} \mathrm{C}$ bus.

## RF Part

RF Gain-Controlled Amplifier

In order to support two different channels, two identical input buffers with balanced inputs (RFA1, RFA2; RFB1, RFB2) are integrated. By setting the $\mathrm{I}^{2} \mathrm{C}$ bus bits M 0 and M1 (see section ' $I^{2} \mathrm{C}$-bus functions'),the active buffer can be selected. The buffers are followed by a gain-controlled amplifier whose output signal is fed to a gain-controlled mixer. The RF amplifiers are capable of handling input signals up to a power of -6 dBm without causing third-order intermodulation components stronger than -40 dBc .

## RF Gain-Controlled Mixer, VCO and LO Divider

The purpose of the RF mixer is to down-convert the incoming signal (band II, band III) to an IF frequency which is typically 38.912 MHz . This IF signal is fed to an AGC voltage-generation block (which is described in the following section) and an output buffer stage. This driver stage has a low output impedance and is capable to drive a SAW filter directly via its differential output Pins SAW1, SAW2. The mixer's LO signal is generated by a balanced voltage-controlled oscillator whose frequency is stabilized by a fractional-N phase-locked loop. An example circuit of the VCO is shown in figure 12. The oscillator's tank is applied to the Pins B1VC, C1VC, B2VC, C2VC as shown in the application circuit in figure 6. Before the VCO's signal is fed to the RF mixer, it has to pass an LO divider block where the VCO frequency is either divided by 1 or 2 . The setting of this divider is defined by means of the $\mathrm{I}^{2} \mathrm{C}$-bus bits M0 and M1 as indicated in the section ' $\mathrm{I}^{2} \mathrm{C}$-bus functions'. This feature offers the possibility of covering both band II and band III by tuning the VCO frequency in the range between 200 MHz to 300 MHz .

## RF AGC Voltage-Generation Block

In this functional block, the output signal of the RF mixer is amplified, weakly bandpass filtered (transition range: $\sim 8 \mathrm{MHz}$ to $\sim 80 \mathrm{MHz}$ ), rectified and finally lowpass filtered. The voltage derived in this 'power-measurement process' is compared to a voltage threshold (th1) which can be digitally controlled by an on-chip 4-bit D/A converter. The setting of this converter is defined by means of the $\mathrm{I}^{2} \mathrm{C}$-bus bits TAi $(\mathrm{i}=1,2,3,4)$. Depending on the result of this comparison, a charge pump feeds a positive or negative current to Pin CPRF in order to charge or discharge an external capacitor. The voltage of this external capacitor can be used to control the gain of an external preamplifier or attenuator stage: Furthermore, it is also used to generate the internal control voltages of an RF amplifier and mixer. For this purpose, the voltage at Pin CPRF is compared to a voltage threshold (th2) which is also controlled by an on-chip 4-bit D/A converter whose setting is fixed by the $\mathrm{I}^{2} \mathrm{C}$-bus bits TBi ( $\mathrm{i}=1,2,3,4$ ).

By means of the input Pins WAGC and SLI the current of the RF AGC charge pump can be selected according to the following table:

| WAGC | SLI | Charge-Pump Current $/ \mu \mathrm{A}$ |
| :---: | :---: | :---: |
| HIGH | X | off |
| LOW | LOW | $50 \mu \mathrm{~A}$ (slow mode) |
| LOW | HIGH | $190 \mu \mathrm{~A}$ (fast mode) |

The block functionality can be seen in figure 10 .

## IF Part

## IF Gain-Controlled Amplifier

The signal applied to the balanced input Pins IFIN1, IFIN2 is amplified by a gain-controlled IF amplifier. The gain-control signal is generated by an IF AGC voltagegeneration block which is described in the next section. To avoid offset problems, the output of the gain-controlled amplifier is fed to an amplifier/mixer combination by AC coupling.

## IF Gain-Controlled Amplifier/Mixer Combination

Depending on the setting of the $\mathrm{I}^{2} \mathrm{C}$-bus bits M2, M3, the output signal of the gain-controlled IF amplifier is either mixed down to a lower, second IF or, after passing an output buffer stage, amplified before it appears at the single-ended output Pin IFOUT. If the down-conversion option is chosen this circuit still offers two possibilities concerning the synthesis of the IF mixers LO signal. This LO signal is derived from the PLL's on-chip reference oscillator. By means of the $\mathrm{I}^{2} \mathrm{C}$-bus bits M2, M3, it can be decided whether the reference frequency is doubled before it is given to the mixer's LO port, or if it is used directly. The gain-control voltage of the amplifier/mixer combination is similar to the gain-controlled IF amplifier generated by an internal gain-control circuit.

## IF AGC Voltage-Generation Block

The purpose of this gain-control circuit in the IF part is to measure the power of the incoming signal at the balanced input Pins IFAGCIN1, IFAGCIN2, to compare it with a certain power level and to generate a control voltage for the IF gain-controlled amplifiers and mixer. This architecture offers the possibility of ensuring an optimal use of the dynamic range of the A/D converter which transforms the output signal at Pin IFOUT from the analog to the digital domain despite possible insertion losses of (anti-aliasing) filters which are arranged in front of the converter. Such a constellation is indicated in the application circuit in figure 6.
The incoming signal at the balanced input Pins IFAGC1, IFAGC2 passes a 'power-measurement process' similar to that described in the section 'RF AGC VoltageGeneration Block'. For flexibility reasons, no bandpass filtering is implemented. The voltage derived in this process is compared to a voltage threshold (th3) which is defined by an on-chip 4-bit D/A converter. The setting of this converter is defined by the $\mathrm{I}^{2} \mathrm{C}$-bus bits TCi ( $\mathrm{i}=1,2,3,4$ ). Depending on the result of this comparison, a charge pump feeds a positive or negative current to Pin CPIF in order to charge or discharge an external capacitor. By means of the Pins WAGC and SLI the current of this charge pump can be selected according to the following table:

| WAGC | SLI | Charge Pump Current $/ \mu \mathrm{A}$ |
| :---: | :---: | :---: |
| HIGH | X | off |
| LOW | LOW | $50 \mu \mathrm{~A}$ (slow mode) |
| LOW | HIGH | $190 \mu \mathrm{~A}$ (fast mode) |

The block functionality can be seen in figure 11.

## PLL Part

The purpose of the PLL part is to perform a phase lock of the voltage-controlled RF oscillator to an on-chip crystal reference oscillator. This is achieved by means of a special phase-noise-shaping technique based on the fractional-N principle which is already used in TEMIC's U2733B frequency synthesizer series. It concentrates the phase detector's phase-noise contribution to the spectrum of the controlled VCO at frequency positions where it does not impair the quality of the received DAB signal. A special property of the transmission technique which is used in DAB is that the phase-noise-weighting function which measures the influence of the LO's phase noise to the phase information of the coded signal in a DAB receiver has zeros, i.e., if phase noise is concentrated in the position of such zeros as discrete lines, the DAB signal is not impaired as long as these lines do not exceed a set limit. For DAB mode I, this phase-noise-weighting function is shown in figure 3:


Figure 3.
It is important to realize that this function shows zeros in all distances from the center line which are multiples of the carrier spacing. The technique of concentrating the phase noise in the positions of such zeros is protected by a patent.

## Reference Oscillator

An on-chip crystal oscillator generates the reference signal which is fed to the reference divider. As already described in the section 'IF Gain-Controlled Amplifier/ Mixer Combination', the LO signal for the mixer in the IF section is derived. By applying a crystal to the Pins OSCI, OSCO, figure 7, this oscillator generates a highly stable reference signal. If an external reference signal is available, the oscillator can be used as an input buffer. In such an application, see figure 8 , the reference signal has to be applied to the Pin OSCI and the Pin OSCO must be left open.

## Reference Divider

Starting from a minimum value, the scaling factor $\mathrm{SF}_{\text {ref }}$ of the 9 -bit reference divider is freely programmable by means of the $\mathrm{I}^{2} \mathrm{C}$-bus bits ri $(\mathrm{i}=0, \ldots, 8)$ according to $\mathrm{SF}_{\text {ref }}=\sum \mathrm{r}_{\mathrm{i}} \times 2^{\mathrm{i}}$.

If, for example, a frequency raster of 16 kHz is requested, the scaling factor of the reference divider has to be specified in such a way that the division process results in an output frequency which is four times higher than the desired frequency raster, i.e., the comparison frequency of the phase detector equals four times the frequency raster. By changing the division ratio of the main divider from N to $\mathrm{N}+1$ in an appropriate way (fractional- N technique), this frequency raster is interpolated to deliver a frequency spacing of 16 kHz . So effectively a reference scaling divide factor $\mathrm{SF}_{\text {ref,eff }}=4 \times \sum \mathrm{r}_{\mathrm{i}} \times 2^{\mathrm{i}}$ is achieved.
By setting, the $\mathrm{I}^{2} \mathrm{C}$-bus bit T , a test signal representing the divided input signal can be monitored at the switching output SWA.

## Main Divider

The main divider consists of a fully programmable 13-bit divider which defines a division ratio N . The applied division ratio is either N or $\mathrm{N}+1$ according to the control of a special control unit. On average, the scaling factors $\mathrm{SF}=\mathrm{N}+\mathrm{k} / 4$ can be selected where $\mathrm{k}=0,1,2,3$.
In this way, VCO frequencies $\mathrm{f}_{\mathrm{VCO}}=4 \times(\mathrm{N}+\mathrm{k} / 4) \times$ $\mathrm{f}_{\text {ref }} /\left(4 \times \mathrm{SF}_{\text {ref }}\right)$ can be synthesized starting from a reference frequency $f_{\text {ref }}$. If we define $\mathrm{SF}_{\text {eff }}=4 \times \mathrm{N}+\mathrm{k}$ and $\mathrm{SF}_{\text {ref,eff }}=4 \times \mathrm{SF}_{\text {ref }}$ (previous section), then $\mathrm{f}_{\mathrm{VCO}}=\mathrm{SF}_{\text {eff }} \times \mathrm{f}_{\mathrm{ref}} / \mathrm{SF}_{\text {ref,eff }}$, where $\mathrm{SF}_{\text {eff }}$ is defined by 15 bits.

In the following, this circuit is described in terms of $\mathrm{SF}_{\text {eff }}$ and $\mathrm{SF}_{\text {ref,eff }} . \mathrm{SF}_{\text {eff }}$ has to be programmed via the $\mathrm{I}^{2} \mathrm{C}$-bus interface. An effective scaling factor from 2048 to 32767 can be selected by means of the $\mathrm{I}^{2} \mathrm{C}$-bus bits ni $(i=0, \ldots, 14)$ according to $\mathrm{SF}_{\text {eff }}=\sum \mathrm{n}_{\mathrm{i}} \times 2^{\mathrm{i}}$.
By setting the $\mathrm{I}^{2} \mathrm{C}$-bus bit T , a test signal representing the divided input signal can be monitored at the switching output SWC.
When the supply voltage is switched on, both the reference divider and the programmable divider are kept in RESET state until a complete scaling factor is written onto the chip. Changes in the setting of the programmable divider become active when the corresponding $\mathrm{I}^{2} \mathrm{C}$ bus transmission is completed. An internal synchronization procedure ensures that such changes do not become active while the charge pump is sourcing or sinking current at its output pin. This behavior allows a smooth tuning of the output frequency without restricting the controlled VCO's frequency spectrum.

## Phase Comparator and Charge Pump

The tristate phase detector causes the charge pump to source or to sink current at the output Pin PD depending on the phase relation of its input signals which are provided by the reference and the main divider respectively. Four different values of this current can be selected by means of the $\mathrm{I}^{2} \mathrm{C}$-bus bits I 50 and I100. By use of this option, changes of the loop characteristics due to the variation of the VCO gain-as a function of the tuning voltage can be reduced. The charge-pump current can be switched off using the $\mathrm{I}^{2} \mathrm{C}$-bus bit TRI. A change in the setting of the charge pump current becomes active when the corresponding $\mathrm{I}^{2} \mathrm{C}$-bus transmission is completed. As described for the setting of the scaling factor of the programmable divider, an internal synchronization procedure ensures that such changes do not become active while the charge pump is sourcing or sinking current at its output pin. This behavior allows a change in the charge pump current without restricting the controlled VCO's frequency spectrum.
A high-gain amplifier (output pin: VD), which is implemented in order to construct a loop filter as shown in the application circuit, can be switched off by means of the $\mathrm{I}^{2} \mathrm{C}$ bus-bit OS.
An internal lock detector checks if the phase difference of the input signals of the phase detector is smaller than approximately 250 ns in seven subsequent comparisons. If phase lock is detected, the open collector output Pin PLCK is set H (logical value!). It should be noted that the output current of this pin must be limited by external circuitry as it is not limited internally. If the $I^{2} \mathrm{C}$-bus bit TRI is set H , the lock detector function is deactivated and the logical value of the PLCK output is undefined.

## Switching Outputs

Three switching outputs controlled by the $\mathrm{I}^{2} \mathrm{C}$-bus bits SWA, SWB, SWC can be used for any switching task on the front end board. The currents of these outputs are not limited internally. They have to be limited by external circuit.

## D/A Converters

Three D/A converters, A, B and C, offer the possibility of generating three output voltages at a resolution of 8 bits. These voltages appear at the output Pins CAO, CBO and CCO. The converters are controlled via the $\mathrm{I}^{2} \mathrm{C}$-bus interface by means of the control bits CA $0, \ldots, \mathrm{CA} 7$, CB0, ..., CB7 and CC0, ..., CC7 respectively as described in the section ' $\mathrm{I}^{2} \mathrm{C}$-Bus Instruction Codes'. The output voltages are defined as

$$
\begin{gathered}
\mathrm{V}_{\mathrm{CAO}}=\mathrm{V}_{\mathrm{M}} / 128 \times \sum \mathrm{CAj} \times 2^{\mathrm{j}}, \\
\mathrm{j}=0, \ldots, 7 \\
\mathrm{~V}_{\mathrm{CBO}}=\mathrm{V}_{\mathrm{M}} / 128 \times \sum \mathrm{CBj} \times 2^{\mathrm{j}}, \\
\mathrm{j}=0, . .7 \\
\mathrm{~V}_{\mathrm{CCO}}=\mathrm{V}_{\mathrm{M}} / 128 \times \sum \mathrm{CCj} \times 2^{\mathrm{j}}, \\
\mathrm{j}=0, \ldots, 7
\end{gathered}
$$

where $\mathrm{V}_{\mathrm{M}}=4.25 \mathrm{~V}$ nominally. Due to the rail-to-rail outputs of these converters, almost the full voltage range from 0 to 8.5 V can be used. A common application of these converters is the digital synthesis of control signals for the tuning of preselectors.

## $\mathbf{I}^{\mathbf{2}} \mathbf{C}$-Bus Interface

Via its $\mathrm{I}^{2} \mathrm{C}$-bus interface, various functions can be controlled by a microprocessor. These functions are outlined in the following sections ' $\mathrm{I}^{2} \mathrm{C}$-bus Instruction Codes' and ' $\mathrm{I}^{2} \mathrm{C}$-bus Functions'. The programming information is stored in a set of internal registers. By means of the Pin ADR, four different $\mathrm{I}^{2} \mathrm{C}$-bus addresses can be selected as described in the section 'Electrical characteristics'. In figure 4 , the $\mathrm{I}^{2} \mathrm{C}$-bus timing parameters are explained, figure 5 shows a typical $\mathrm{I}^{2} \mathrm{C}$ bus pulse diagram.

## $\mathbf{I}^{\mathbf{2}} \mathbf{C}$-Bus Instruction Codes

| Description | MSB |  |  |  |  |  |  | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address byte | 1 | 1 | 0 | 0 | 0 | AS1 | AS2 | 0 |
| A byte 1 | 0 | 0 | X | X | X | $\mathrm{n}_{14}$ | $\mathrm{n}_{13}$ | $\mathrm{n}_{12}$ |
| A byte 2 | X | X | $\mathrm{n}_{11}$ | $\mathrm{n}_{10}$ | $\mathrm{n}_{9}$ | $\mathrm{n}_{8}$ | $\mathrm{n}_{7}$ | $\mathrm{n}_{6}$ |
| A byte 3 | X | X | $\mathrm{n}_{5}$ | $\mathrm{n}_{4}$ | $\mathrm{n}_{3}$ | $\mathrm{n}_{2}$ | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ |
| B byte 1 | 0 | 1 | X | $\mathrm{r}_{8}$ | TA3 | TA2 | TA1 | TA0 |
| B byte 2 | $\mathrm{r}_{7}$ | $\mathrm{r}_{6}$ | $\mathrm{r}_{5}$ | $\mathrm{r}_{4}$ | TB3 | TB2 | TB1 | TB0 |
| B byte 3 | $\mathrm{r}_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | TC3 | TC2 | TC1 | TC0 |
| C byte 1 | 1 | 0 | X | X | X | X | X | X |
| C byte 2 | CA7 | CA6 | CA5 | CA4 | CA3 | CA2 | CA1 | CA0 |
| C byte 3 | CB7 | CB6 | CB5 | CB4 | CB3 | CB2 | CB1 | CB0 |
| D byte 1 | 1 | 1 | 0 | OS | T | TRI | I100 | I50 |
| D byte 2 | SWA | SWB | SWC | X | M3 | M2 | M1 | M0 |
| D byte 3 | CC7 | CC6 | CC5 | CC4 | CC3 | CC2 | CC1 | CC0 |

## $\mathbf{I}^{\mathbf{2}} \mathbf{C}$-Bus Functions

AS1, AS2 define the $\mathrm{I}^{2} \mathrm{C}$-bus address
$\mathrm{n}_{\mathrm{i}} \quad$ effective scaling factor $\left(\mathrm{SF}_{\text {eff }}\right)$ of the main divider $\mathrm{SF}_{\text {eff }}=\sum \mathrm{n}_{\mathrm{i}} 2^{\mathrm{i}}$
$\mathrm{r}_{\mathrm{i}} \quad$ scaling factor $\left(\mathrm{SF}_{\text {ref,eff }}\right)$ of the reference divider $\mathrm{SF}_{\text {ref,eff }}=4 \times \mathrm{r}_{\mathrm{i}} 2^{\mathrm{i}}$
TAi define the setting of a 4-bit $\mathrm{D} / \mathrm{A}$ converter controlling the threshold, th1, of the RF AGC to adjust the controlled output power.
TBi define the setting of a 4-bit D/A converter controlling the threshold, th2, which determines the activation voltage for the internal RF AGC.

TCi define the setting of a 4-bit $\mathrm{D} / \mathrm{A}$ converter controlling the threshold, th3, of the IF AGC to adjust the output power.
$\mathrm{CAi}, \mathrm{CBi}, \mathrm{CCi}$ define the setting of the three D/A converters A, B and C $(i=0, \ldots, 7)$

OS OS $=$ HIGH switches off the tuning output
T for $\mathrm{T}=\mathrm{HIGH}$, reference signals describing the output frequencies of the reference divider and programmable divider are monitored at SWA (reference divider) and SWC (programable divider).

TRI TRI = HIGH switches off the charge pump

I50 and I100 define the charge pump current:

| I50 | I100 | Charge-Pump Current <br> (nominal) $/ \mu \mathrm{A}$ |
| :---: | :---: | :---: |
| LOW | LOW | 50 |
| HIGH | LOW | 102 |
| LOW | HIGH | 151 |
| HIGH | HIGH | 203 |

Mi defines the operation mode:

| M3 | M2 | M1 | M0 | mode |
| :---: | :---: | :---: | :---: | :---: |
| LOW | LOW | X | X | $\mathrm{f}_{\text {LO,IFMIX }}=\mathrm{f}_{\text {ref }}$ |
| LOW | HIGH | X | X | $\mathrm{f}_{\text {LO,IFMIX }}=2 \times \mathrm{f}_{\text {ref }}$ |
| HIGH | LOW | X | X | $\mathrm{f}_{\text {LO,IFMIX }}=2 \times \mathrm{f}_{\text {ref }}$ |
| HIGH | HIGH | X | X | IF mixer switched off |
| X | X | LOW | LOW | RF mixer A active, $\mathrm{f}_{\mathrm{LO}, \text { RFMIX }}=\mathrm{f}_{\mathrm{VCO}}$ |
| X | X | LOW | HIGH | RF mixer A active, $\mathrm{f}_{\text {LO, RFMIX }}=\mathrm{f}_{\mathrm{VCO}}$ |
| X | X | HIGH | LOW | RF mixer $B$ active, $\mathrm{f}_{\text {LO, } \mathrm{RFMIX}}=\mathrm{f}_{\mathrm{VCO}}$ |
| X | X | HIGH | HIGH | RF mixer B active, $\mathrm{f}_{\mathrm{LO}, \text { RFMIX }}=\mathrm{f}_{\mathrm{VCO}} / 2$ |

$\mathrm{SW} \alpha \quad \mathrm{SW} \alpha=\mathrm{HIGH}$ switches on the output current ( $\alpha=\mathrm{A}, \mathrm{B}, \mathrm{C}$ )

## $\mathbf{I}^{2} \mathbf{C}$-Bus Data Transfer

## Format:

START - ADR - ACK - <instruction set> - STOP
The <instruction set> consists of a sequence of A bytes, B bytes, C bytes and D bytes each followed by ACK. Always a triplet of these bytes ( $\mathrm{A}, \mathrm{B}, \mathrm{C}$ or D ) has to be completed before a new triplet is started. If no new triplet is started the transmission can be finished before the current triplet is finished.

## Examples:

START-ADR-ACK-DB1-ACK-DB2-ACK-DB3

- ACK - CB1 - ACK - CB2 - ACK - CB3 - ACK - AB1
$-\mathrm{ACK}-\mathrm{AB} 2-\mathrm{ACK}-\mathrm{AB} 3-\mathrm{ACK}-\mathrm{BB} 1-\mathrm{ACK}-\mathrm{BB} 2$
- ACK - BB3 - ACK - STOP

START - ADR - ACK - CB1 - ACK - CB2 - ACK STOP

## However:

 STOP is not allowed.

## Description:

| START | start condition |
| :--- | :--- |
| STOP | stop condition |
| ACK | acknowledge |
| ADR | address byte |
| $\alpha B i$ | $\alpha$ byte i $(\alpha=A, B, C, D ; i=1,2,3)$ |

## $\mathbf{I}^{\mathbf{2}} \mathbf{C}$-Bus Timing

The values of the periods shown are specified in the section 'Electrical Characteristics'. More detailed information can be taken from 'Application Note 1.0 ( $\mathrm{I}^{2} \mathrm{C}$-Bus Description)'. Please note: due to the $\mathrm{I}^{2} \mathrm{C}$-bus specification, the MSB of a byte is transmitted first, the LSB last.


Figure 4. $\mathrm{I}^{2} \mathrm{C}$-bus timing

## Typical Pulse Diagram



Figure 5. Typical pulse diagram

## Absolute Maximum Ratings

| Parameters | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{S}}$ | -0.3 |  | +9.5 | V |
| Junction temperature | $\mathrm{T}_{\mathrm{j}}$ |  |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ | -40 |  | +150 | ${ }^{\circ} \mathrm{C}$ |
| Differential input RF amplifier Pins 12 <br>  Pins 14 | $\mathrm{V}_{\text {RFA1,2 }}$ |  |  | 500 | mV rms |
|  | $\mathrm{V}_{\text {RFB1,2 }}$ |  |  | 500 | mV rms |
| Ext. applied voltage at RF charge pump output Pin <br>  Pin | $\mathrm{V}_{\text {CPRF }}$ | 0.5 |  | 6.75 | V |
|  | $\mathrm{V}_{\text {CPIF }}$ | 0.5 |  | 6.25 | V |
| WAGC input voltage Pin 22 | $\mathrm{V}_{\text {WAGC }}$ | -0.3 |  | 5.5 | V |
| SLI input voltage Pin 21 | $\mathrm{V}_{\text {SLI }}$ | -0.3 |  | 5.5 | V |
| Differential base input VCO Pins 33 and 34 | $\mathrm{V}_{\text {BiVC }}$ |  |  | 500 | $\mathrm{mV}_{\text {rms }}$ |
| Differential input IF amplifier Pins 23 and 24 | $\mathrm{V}_{\text {IFIN }}$ |  |  | 500 | $\mathrm{mV}_{\text {rms }}$ |
| Differential input IF AGC block Pins 26 and 27 | $\mathrm{V}_{\text {IFAGCIN }}$ |  |  | 500 | $\mathrm{mV}_{\text {rms }}$ |
| Reference input voltage (AC) Pin 42 | $\mathrm{V}_{\text {OSCI }}$ |  |  | 1 | $\mathrm{V}_{\mathrm{pp}}$ |
| $\mathrm{I}^{2} \mathrm{C}$-bus input / output voltage $\quad$ Pins 1 and 2 | SCL, SDA | -0.3 |  | 5.5 | V |
| SDA output current Pin 2 | SDA |  |  | 5 | mA |
| Address select voltage Pin 44 | ADR | -0.3 |  | 5.5 | V |
| Switch output voltage Pins 3, 4 and 6 | SW $\alpha$ | -0.3 |  | 9.5 | V |
| Switch output current | SW $\alpha$ | 4 |  |  | mA |
| PLCK output voltage Pin 41 | PLCK | -0.3 |  | 5.5 | V |
| PLCK output current Pin 41 | PLCK |  |  | 0.5 | mA |

## Operating Range

| Parameters | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{S}}$ | 8.0 to 9.35 | V |
| Ambient temperature range | $\mathrm{T}_{\mathrm{amb}}$ | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |

## Thermal Resistance

|  | Parameters | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Junction ambient | SSO44 mod. | $\mathrm{R}_{\text {thJA }}$ | t.b.d. | K/W |

## Electrical Characteristics

Test conditions (unless otherwise specified): $\mathrm{V}_{\mathrm{S}}=8.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$

| Parameters | Test Conditions / Pins | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Overall characteristics Pins 20, 25 and 38 |  |  |  |  |  |  |
| Supply voltage |  | $\mathrm{V}_{\mathrm{S}}$ | 8.0 | 8.5 | 9.35 | V |
| Minimum supply current | $\begin{aligned} & \hline \mathrm{V}(\mathrm{CPRF})=\mathrm{V}(\mathrm{CPIF})<0.8 \mathrm{~V} ; \\ & \mathrm{M} 3=\mathrm{M} 2=\mathrm{HIGH} ; \\ & \mathrm{M} 1=\mathrm{M} 0=\mathrm{LOW} ; \\ & \mathrm{TAi}=\mathrm{TCi}={f75ddc9a2-196f-4e9e-b85b-530f7e1f67c0} 0000 ' ; \mathrm{TBi}=‘ 1000 ' ; \\ & \mathrm{SWA}=\mathrm{LOW} ; \mathrm{SWB}=\mathrm{LOW} ; \\ & \text { SWC = LOW; TRI = LOW; } \\ & \text { PLCK = LOW; I100 = I50 = LOW; } \\ & \text { V(ADR) = open; SLI = LOW; } \\ & \text { WAGC = HIGH } \\ & \hline \end{aligned}$ | $\mathrm{I}_{\text {S, max }}$ |  | 79 |  | mA |
| RF part |  |  |  |  |  |  |
| Voltage gain | RFA1, RFA2; (RFB1, RFB2) $\rightarrow$ SAW1, SAW2, (see figure 9) Pins 12 (14) $\rightarrow 18$, 19 | $\mathrm{G}_{\mathrm{V}, \mathrm{RF}}$ |  | 26 |  | dB |
| AGC range RF |  |  |  | 27 |  | dB |
| Noise figure (double side band) | RFA1, (RFB1) $\rightarrow$ SAW1, SAW2; RFA2, RFB2 blocked $\text { Pins } 12(14) \rightarrow 19$ | $\mathrm{NF}_{\text {DSB,RF }}$ |  | 12 |  | dB |
| Maximum input power level | Differential, 3rd order intermodulation distance $\geq 40 \mathrm{dBc}$, Pout $=-19 \mathrm{dBm}, \mathrm{TAi}=$ ' 0000 ', RL $($ SAW $1, S A W 2)=200 \Omega$ <br> Pins 12 and 13 (14 and 15) | $\mathrm{P}_{\text {in,max, MIX }}$ |  | -10 |  | dBm |
| Input frequency range | Pins 12 and 13 (14 and 15) | $\mathrm{f}_{\text {in, } \mathrm{RF}}$ | 70 |  | 260 | MHz |
| Input impedance | Single ended, $\quad$ Pin 12 (14) | $\mathrm{Z}_{\text {in,RF }}$ |  | 1.3 |  | $\mathrm{k} \Omega$ |
| Output frequency range for AGC-voltage generation | Pin 18 and 19 | $\mathrm{f}_{\text {out,SAW }}$ |  | $\begin{gathered} 38,912 \\ \pm 5 \end{gathered}$ |  | MHz |
| Maximum output power level | Output power, differential; RL (SAW1, SAW2) > $200 \Omega$, TAi = '0000' Pins 18 and 19 |  |  | -7 |  | dBm |
| $\begin{array}{\|l} \hline \text { AGC threshold (th1) } \\ \text { upper limit }(\mathrm{TAi}=\text { ' } 1111 \text { ') } \\ \text { lower limit }\left(\mathrm{TAi}=\text { ' } 00000^{\prime}\right) \\ \hline \end{array}$ | Output power, differential controlled by $\mathrm{I}^{2} \mathrm{C}$-bus bits TAi; RL $($ SAW 1, SAW2 $)=200 \Omega$ | $\mathrm{p}_{\text {TH,RF }}$ |  | $\begin{gathered} -8 \\ -22 \\ \hline \end{gathered}$ |  | dBm <br> dBm |
| AGC threshold (th2) <br> (internal AGC) <br> upper limit $(\mathrm{TBi}=$ <br> ' 1111 ' $)$ <br> lower limit $(\mathrm{TBi}=$ <br> ' 0000 ') | Controlled by $\mathrm{I}^{2} \mathrm{C}$-bus bits TBi; $\mathrm{P}_{\text {IN,MAX }}=-25 \mathrm{dBm}$ <br> Pin 16 | $\mathrm{V}_{\text {int AGC,RF }}$ |  | $\begin{array}{r} 5.1 \\ 1.6 \\ \hline \end{array}$ |  | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| Output impedance | Single ended; $\mathrm{f}(\mathrm{SAW} 1)=39 \mathrm{MHz}$, Pin 18 (19) | $\mathrm{Z}_{\text {out,SAW }}$ |  | 30 |  | $\Omega$ |

Electrical Characteristics (continued)
Test conditions (unless otherwise specified): $\mathrm{V}_{\mathrm{S}}=8.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$

| Parameters | Test Conditions / Pins | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VCO |  |  |  |  |  |  |
| Phase noise | $\Delta \mathrm{f}=10 \mathrm{kHz}$ | L(f) |  | -88 |  | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  | $\mathrm{f}_{\mathrm{LO}}$ | 100 |  | 400 | MHz |
| IF part |  |  |  |  |  |  |
| Voltage gain | $\begin{aligned} & \text { IFIN2 blocked, (see figure 9) } \\ & \mathrm{f}_{\text {LO,IFMIX }}=\mathrm{f}_{\text {ref }} \text { or } \\ & \mathrm{F}_{\text {LO,IFMIX }}=2 \times \mathrm{f}_{\text {ref }} \\ & \quad \text { Pin } 24 \rightarrow 29 \end{aligned}$ | $\mathrm{G}_{\mathrm{V}, \text { tot }}$ | 42 | 44 | 46 | dB |
| Voltage gain | IFIN2 blocked, (see figure 9) IF mixer switched off Pin $24 \rightarrow 29$ | $\mathrm{Gv}_{\mathrm{V}, \text { tot }}$ | 45 | 47 | 49 | dB |
| AGC range IF |  |  |  | 44 |  | dB |
| Noise figure (double side band) | IFIN2 blocked, Pin $24 \rightarrow 29$ | NF ${ }_{\text {DSB }}$ |  | 11 |  | dB |
| Maximum input power level | IFIN2 blocked, 3rd order intermodulation distance $\geq 40 \mathrm{dBc}$; RL(IFOUT) $=1 \mathrm{k}$; $\mathrm{TCi}={ }^{\prime} 0000$ '; $\mathrm{R}_{10}=4.7 \mathrm{k}$, $\mathrm{R}_{11}=1.8 \mathrm{k} \quad$ Pin 24 | $\mathrm{P}_{\text {in,max }}$ |  | -20 |  | dBm |
| Input frequency range | Pins 23 and 24 | $\mathrm{f}_{\text {in,IFIN }}$ | 10 |  | 60 | MHz |
| Input impedance | IFIN2 blocked, $\mathrm{f}_{\text {IF,IFIN }}=$ $38.912 \mathrm{MHz} \quad$ Pins 23 and 24 | $\mathrm{Z}_{\text {in,IFIN }}$ |  | $\begin{aligned} & 600- \\ & \text { j1000 } \end{aligned}$ |  | $\Omega$ |
| Output frequency range | Single ended Pin 28 | $\mathrm{f}_{\text {out, IFO }}$ | 1 |  | 45 | MHz |
| Output impedance | Single ended Pin 28 <br> $\mathrm{f}_{\text {out,IFO }}(3 \mathrm{MHz})$  <br> $\mathrm{f}_{\text {out,IFO }}(20 \mathrm{MHz})$  <br> $\mathrm{f}_{\text {out IFO }}(38.9 \mathrm{MHz})$  | $\mathrm{Z}_{\text {out,IFOUT }}$ |  | $\begin{aligned} & 20+\mathrm{j} 50 \\ & 65+\mathrm{j} 35 \\ & 58-\mathrm{j} 25 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \Omega \\ & \Omega \\ & \Omega \end{aligned}$ |
|  |  |  |  |  |  |  |
| Positive charge pump current, fast mode | $\begin{aligned} & \mathrm{V}_{\mathrm{WAGC}}=\mathrm{LOW}, \\ & \mathrm{~V}_{\mathrm{SLI}}=\mathrm{HIGH} \end{aligned}$ | ICPRFPOS, FM | 145 | 180 | 220 | $\mu \mathrm{A}$ |
| Ngative charge pump current, fast mode | $\begin{aligned} & \mathrm{V}_{\text {WAGC }}=\mathrm{LOW}, \\ & \mathrm{~V}_{\text {SLI }}=\mathrm{HOGH} \end{aligned}$ | $\mathrm{ICPRF}_{\text {NEG, FM }}$ | -220 | -180 | -145 | $\mu \mathrm{A}$ |
| Positive charge pump current, slow mode | $\begin{aligned} & \mathrm{V}_{\mathrm{WAGC}}=\mathrm{LOW}, \\ & \mathrm{~V}_{\mathrm{SLI}}=\mathrm{LOW} \\ & \hline \end{aligned}$ | $\mathrm{ICPRF}_{\text {POS }}$ SM | 38 | 40 | 52 | $\mu \mathrm{A}$ |
| Negative charge pump current, slow mode | $\begin{aligned} & \mathrm{V}_{\text {WAGC }}=\mathrm{LOW}, \\ & \mathrm{~V}_{\mathrm{SLI}}=\mathrm{LOW} \end{aligned}$ | $\mathrm{ICPRF}_{\text {NEG, SM }}$ | -52 | -40 | -38 | $\mu \mathrm{A}$ |
| Window AGC mode charge pump current | $\mathrm{V}_{\text {WAGC }}=\mathrm{HIGH}$ | $\mathrm{ICPRF}_{\text {hi }}$ | -500 | 0 | +500 | nA |
| Minimum gain control voltage |  | $\mathrm{VAGC}_{\text {min }}$ |  | 0.75 |  | V |
| Maximum gain control voltage |  | $\mathrm{VAGC}_{\text {max }}$ |  | 6.6 |  | V |

## Electrical Characteristics (continued)

Test conditions (unless otherwise specified): $\mathrm{V}_{\mathrm{S}}=8.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$


## Electrical Characteristics (continued)

Test conditions (unless otherwise specified): $\mathrm{V}_{\mathrm{S}}=8.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$

| Parameters | Test Conditions / Pins | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REF output Pin 5 |  |  |  |  |  |  |
| Output voltage | 2.7k ${ }^{\text {\|\| } 2.5 \mathrm{pF}}$ load | $\mathrm{v}_{\text {out,ref }}$ | 70 |  |  | $\mathrm{mV}_{\mathrm{rms}}$ |
| Phase detector Pin 39 |  |  |  |  |  |  |
| Charge-pump current | I100 = HIGH, I50 = HIGH | $\pm \mathrm{IPD}$ | $\pm 160$ | $\pm 203$ | $\pm 240$ | $\mu \mathrm{A}$ |
|  | I100 $=$ HIGH, I50 = LOW | $\pm$ IPD3 | $\pm 120$ | $\pm 151$ | $\pm 180$ | $\mu \mathrm{A}$ |
|  | I100 = LOW, I50 = HIGH | $\pm$ IPD2 | $\pm 80$ | $\pm 102$ | $\pm 120$ | $\mu \mathrm{A}$ |
|  | I100 = LOW, I50 = LOW | $\pm$ IPD1 | $\pm 40$ | $\pm 50$ | $\pm 60$ | $\mu \mathrm{A}$ |
| High impedance mode | TRI = HIGH | $\pm \mathrm{IPD}, \mathrm{rri}$ |  | $\pm 100$ |  | nA |
| Effective phase noise *) | $\mathrm{I}_{\mathrm{PD}}=203 \mu \mathrm{~A}$ | $\mathrm{L}_{\text {PD }}$ |  | -159 |  | dBc/Hz |
| Lock indication Pin 41 |  |  |  |  |  |  |
| Leakage current | $\mathrm{V}_{\text {PLCK }}=5.5 \mathrm{~V}$ | IPLCK,L |  |  | 10 | $\mu \mathrm{A}$ |
| Saturation voltage | $\mathrm{I}_{\text {PLCK }}=0.25 \mathrm{~mA}$ | $\mathrm{V}_{\text {PLCK,sat }}$ |  |  | 0.5 | V |
| Switches Pins 3, 4 and 6 |  |  |  |  |  |  |
| Leakage current |  | ISW,L |  |  | t.b.d. | $\mu \mathrm{A}$ |
| Saturation voltage | $\mathrm{I}_{\text {SW }}=0.25 \mathrm{~mA}$ | $\mathrm{V}_{\text {SW,sat }}$ |  |  | 0.5 | V |
| Address selection Pin 44 |  |  |  |  |  |  |
| AS1 $=0, \mathrm{AS} 2=0$ |  |  | 0 |  | $0.1 \mathrm{~V}_{\mathrm{S}}$ |  |
| AS1 $=0, \mathrm{AS} 2=1$ |  |  |  | open |  |  |
| AS1 $=1, \mathrm{AS} 2=0$ |  |  | $0.4 \mathrm{~V}_{\mathrm{S}}$ |  | $0.6 \mathrm{~V}_{\mathrm{S}}$ |  |
| AS1 $=1, \mathrm{AS} 2=1$ |  |  | $0.9 \mathrm{~V}_{\mathrm{S}}$ |  | $\mathrm{V}_{\mathrm{S}}$ |  |
| D/A converters Pins 7, 8 and 9 |  |  |  |  |  |  |
| Output voltage | $\begin{aligned} & \mathrm{C} \alpha 7=\mathrm{HIGH}, \\ & \mathrm{C} \alpha 0 \text { to } \mathrm{C} \alpha 6=\mathrm{LOW}, \\ & \alpha=\mathrm{A}, \mathrm{~B}, \mathrm{C} \\ & \hline \end{aligned}$ | $\mathrm{V}_{\mathrm{M}}$ |  | 4.25 |  | V |
| Variation of $\mathrm{V}_{\mathrm{M}}$ | $\mathrm{V}_{\mathrm{S}}=7.65$ to 9.35 V | $\Delta \mathrm{V}_{\mathrm{M}, \mathrm{VS}}$ |  | $\pm 100$ |  | mV |
|  | $\mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$ | $\Delta \mathrm{V}_{\mathrm{M}, \text { temp }}$ |  | $\pm 50$ |  | mV |
| Dynamic range | $\begin{aligned} & \left\|\mathrm{VC} \alpha 0-\mathrm{n} \mathrm{~V}_{\mathrm{M}} / 128\right\| \leq 70 \mathrm{mV}, \\ & \mathrm{n}=\sum \mathrm{C} \alpha \mathrm{j} \times 2^{\mathrm{j}}, \alpha=\mathrm{A}, \mathrm{~B}, \mathrm{C} \end{aligned}$ | $\mathrm{V}_{\mathrm{LL}}, \mathrm{V}_{\mathrm{UL}}$ | 0.5 |  | 8.0 | V |
| Maximum output current |  | $\mathrm{I}_{\text {CAOmax }}$ $\mathrm{I}_{\text {CBOmax }}$ $\mathrm{I}_{\mathrm{CCO} \text { max }}$ |  | 20 |  | $\mu \mathrm{A}$ |

*) The phase detector's phase-noise contribution to the VCO's frequency spectrum is determined by the operating frequency of the phase detector divided by 4 according to the fractional- N technique (regularly: 16 kHz ).

## Electrical Characteristics (continued)

Test conditions (unless otherwise specified): $\mathrm{V}_{\mathrm{S}}=8.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$

| Parameters | Test Conditions / Pins | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I $\mathbf{2}^{\mathbf{C}}$ bus Pins 1 and 2 |  |  |  |  |  |  |
| Input voltage SCL/SDA | HIGH |  | 3 |  | 5.5 | V |
|  | LOW |  |  |  | 1.5 | V |
| Output voltage SDA (open collector) | $\begin{aligned} & \mathrm{I}_{\text {SDA }}=2 \mathrm{~mA}, \\ & \text { SDA }=\mathrm{LOW} \end{aligned}$ |  |  |  | 0.4 | V |
| SCL clock frequency |  |  | 0.1 |  | 100 | kHz |
| Rise time (SCL, SDA) |  | $\mathrm{t}_{\mathrm{r}}$ |  |  | 1 | $\mu \mathrm{s}$ |
| Fall time (SCL; SDA) |  | $\mathrm{t}_{\mathrm{f}}$ |  |  | 300 | ns |
| Time before new transmission can start |  | $\mathrm{t}_{\text {buf }}$ | 4.7 |  |  | $\mu \mathrm{s}$ |
| SCL HIGH period |  | $t_{\text {high }}$ | 4 |  |  | $\mu \mathrm{s}$ |
| SCL LOW period |  | $\mathrm{t}_{\text {low }}$ | 4.7 |  |  | $\mu \mathrm{s}$ |
| Hold time START |  | $\mathrm{t}_{\text {hdsta }}$ | 4 |  |  | $\mu \mathrm{s}$ |
| Setup time START |  | $\mathrm{t}_{\text {susta }}$ | 4.7 |  |  | $\mu \mathrm{s}$ |
| Setup time STOP |  | $\mathrm{t}_{\text {sustp }}$ | 4.7 |  |  | $\mu \mathrm{s}$ |
| hold time DATA |  | $\mathrm{t}_{\text {hddat }}$ | 0 |  |  | $\mu \mathrm{s}$ |
| Setup time DATA |  | $\mathrm{t}_{\text {sudat }}$ | 250 |  |  | ns |

Application Circuit


Figure 6. Application circuit

TEMIC

## Application Circuits of the Reference Oscillator



Figure 7. Oscillator operation


Figure 8. Oscillator overdriven

## Measurement Circuit for Electrical Characteristics



Figure 9. Measurement circuit for electrical characteristics

## RFAGC Voltage-Generation Block Circuit



Figure 10. RFAGC voltage-generation block circuit

## IFAGC Voltage-Generation Block Circuit



Figure 11. IFAGC voltage-generation block circuit

## U2731B

## VCO Circuit



Figure 12. VCO circuit

## Phase-Noise Performance

$\left(\right.$ Example: $\mathrm{SF}_{\text {eff }}=16899, \mathrm{SF}_{\text {ref,eff }}=1120, \mathrm{f}_{\mathrm{ref}}=17.92 \mathrm{MHz}, \mathrm{I}_{\mathrm{PD}}=200 \mu \mathrm{~A}$, spectrum analysis: HP 7000$)$
$10.00 \mathrm{~dB} /$ DIV


CENTER 270.384 MHz RB 100 Hz VB 100 Hz

SPAN 10.00 kHz ST 3.050 sec
$10.00 \mathrm{~dB} /$ DIV


CENTER 270.384 MHz
RB $1.00 \mathrm{kHz} \quad$ VB 1.00 kHz ST 600.0 msec

## Package Information



## Ozone Depleting Substances Policy Statement

It is the policy of TEMIC Semiconductor GmbH to

1. Meet all present and future national and international statutory requirements.
2. Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment.

It is particular concern to control or eliminate releases of those substances into the atmosphere which are known as ozone depleting substances (ODSs).

The Montreal Protocol (1987) and its London Amendments (1990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances.

TEMIC Semiconductor GmbH has been able to use its policy of continuous improvements to eliminate the use of ODSs listed in the following documents.

1. Annex A, B and list of transitional substances of the Montreal Protocol and the London Amendments respectively
2. Class I and II ozone depleting substances in the Clean Air Act Amendments of 1990 by the Environmental Protection Agency (EPA) in the USA
3. Council Decision 88/540/EEC and 91/690/EEC Annex A, B and C (transitional substances) respectively.

TEMIC Semiconductor GmbH can certify that our semiconductors are not manufactured with ozone depleting substances and do not contain such substances.

[^0]TEMIC Semiconductor GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany
Telephone: 49 (0)7131 67 2594, Fax number: 49 (0) 7131672423


[^0]:    We reserve the right to make changes to improve technical design and may do so without further notice.
    Parameters can vary in different applications. All operating parameters must be validated for each customer application by the customer. Should the buyer use TEMIC Semiconductors products for any unintended or unauthorized application, the buyer shall indemnify TEMIC Semiconductors against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use.

